Large magnitude common-mode voltage (CMV) and its variation dv/dt have an adverse effect on motor drives that leads to early winding failure and bearing deterioration. For matrix converters, the switch states that connect each output line to a different input phase result in the lowest CMV among all of the valid switch states. To reduce the output CMV for matrix converters, this paper presents a new space vector modulation (SVM) strategy by utilizing these switch states. By this mean, the peak value and the root mean square of the CMV are dramatically decreased. In comparison with the conventional SVM methods this strategy has a similar computation overhead. Experiment results are shown to validate the effectiveness of the proposed modulation method.
I. INTRODUCTION
For decades, the matrix converter (MC) has been an attractive topology for three-phase AC-AC power conversion [1] - [3] . The main reason for this interest lies in the potential advantages of MCs, such as bi-directional power flow, flexible input power factor, and no large energy storage elements. These superior features have resulted in the extensive attention being paid to MCs.
The modulation strategy is a pivotal factor that impacts on the performance of any converter. The existing modulation methods for MCs are intrinsically based on the well-known pulse-width modulation (PWM) [4] . As a result of such PWM switching pattern, MCs generate staircase-like high frequency common-mode voltage (CMV) waveforms. Unfortunately, large magnitude CMVs together with their high frequency variations are thought to be one of the important reasons for early winding failure and motor bearing deterioration [5] .
To mitigate the CMV of MCs, several methods have been reported in literature. A common-mode canceler that acts similar to an active filter has been proposed [6] . Dual structure converters are applied to either direct-and indirect-MC-fed open-end winding drives to further reduce or eliminate the CMV output [7] - [10] . However, these methods need additional devices that increase the costs and thus are not considered in this paper. Another method to alleviate the CMV issue is to modify the modulation strategies. Two active vectors with opposite directions [11] - [14] or three nearest-state vectors [13] , [14] are used to replace zero vectors with high CMVs. These methods use more than five vectors, which increases the switching count. In addition, modulation strategies using the three nearest vectors that are adjacent to the reference vectors can only be applied in applications with high voltage transfer ratio (VTR) above 0.667. In order to reduce the switching count, Hong-Hee Lee et al. proposed strategies using two vectors with a 120
• phase shift [15] , [16] . However, this strategy can be only applied in applications with a low VTR below 0.5.
The switch states that connect each input line to a different output phase and have zero output CMV are not well explored in the aforementioned modulations. The difficulty of including them in the modulation process might account for the fact that they are not widely used. Ren Vargas et al. added a term in the quality function of their predictive current model to control the CMV [17] - [20] . Unforturntely, this method has a high computational overhead. Yugo Tadano et al. tried to use these switch states [21] , [22] . However, this was done at the cost of a complex switch pattern selection.
This paper presents a CMV-reduced modulation for direct matrix converters based on the singular value decomposition (SVD) on all of the valid switch states [23] - [25] . First, the relationships between the different switch states are found. Then the OSSs are introduced by equivalent substitution. With part of the CMV waveforms being suppressed to zero, the proposed method decreases both the peak value and the root mean square (RMS) of the CMV. Because of its similarity, the proposed method has almost the same computation overhead as the conventional space vector modulation (SVM) method. The proposed method can also synthesize the reference variables without measurement of the output currents, which reduces costs.
Another contribution of this paper lies in that it provides an insight into the switch states of MCs by applying the SVD to the space vector representation of transfer functions. The SVD results in a set of sub-matrices for all of the valid switch states. Since the geometrical meanings of the SVD can help reveal the fundamental characteristics on how each switch state transforms a column vector between two different coordinates, this treatment offers a new basis for interpreting the modulation process.
II. SINGULAR VALUE DECOMPOSITION BASED SPACE VECTOR MODULATION

A. Matrix Converter System Model
The three-phase direct MC consists of a nine-switch array, as shown in Fig. 1 . If the switches are modeled as ideal switching functions, the voltage relationship between both sides of the MC can be expressed as follows [23] - [26] :
where the transfer function S is the switch state matrix (SSM), representing the connection of the MC array. Similarly, the current relationship can be formulated as I i  S T I o , where the superscript "T" refers to the transposition operation. Typically, the converter connects both the voltage source and the current source. Consequently, only 27 switch state patterns are valid for safe operation.
In the existing modulation methods, the SSMs are considered together with the input voltages and output currents to get the resultant vectors before the duty cycles are determined. However, even if the inputs are ideal, either the amplitudes or the angles of the resultant voltage or current vectors fluctuate [27] . This brings difficulties to the determination of the duty cycles. Actually, SSMs preserve the intrinsic characteristics of MCs, regardless of variations of the inputs. Therefore, this paper considers the SSMs and the system inputs separately, and starts from the voltage relationship. In order to simplify the analysis, Equ. (1) is transformed into its space vector representation, i.e.
, from the abc coordinates into the α-β reference frame by:
No zero sequence current flows in three-phase-three-wire systems. Therefore, ignoring the zero-sequence component, the voltage relationship can be expressed in matrix form [23] :
where S xyz is the space vector form of the transfer matrix S in Equ. (1), and xyz represents the input phases that connect to the output phases. For example, when the output phases ABC connect to the input phases in the order of abb, S xyz can be written as S abb . Here the input and output voltage space vectors are , , respectively.
B. Singular Value Decomposition of the Space Vector Transfer Matrix for All of the Valid Switch States
To reveal how the transfer function matrix transforms the input voltage column vector to the output voltage column vector, S xyz in Equ. (3) is factorized by the SVD method into the multiplication of three matrices. This is represented as unit radius at the input and the output sides respectively, can be obtained in Fig. 2 . Both hexagons are actually different from those in the traditional SVM, where the resultant voltage or current space vectors of the switch states together with the input voltages or output currents have fixed angles but variable amplitudes [27] . The type II switch states are also summarized in Table II , with the rotation angles of their decomposed Us and Vs matching the positions of their equivalent rotation vectors in both of the hexagons in Fig. 2. 3) Type III Switch States: Corresponding to the traditional SVM, the last six switch states listed in Table I result in rotating output voltage space vectors with a fixed amplitude since the unitary matrices are isometry, but with variable angles depending on both the switch states and the inputs. The matrices Ds of this type of SSMs are the Identity Matrices.
C. Singular Value Decomposition based Traditional Space Vector Modulation
Suppose the desired transfer function is:
where U , D and V are the local-averaged values of U, D, and V with respect to their duty cycles, α and β are the angles of U and V , and g d and g q are the local-averaged axial gains. It is easy to synthesize these matrices using the first two types of switch states [23] . Since σ q ≡ 0, the q-axis averaged gain g q is equal to zero. Hence, the output voltage reference is always located in the d-axis of the matrix U , while the input current reference is placed in the d-axis of the matrix V , as shown in Fig. 3 . Denoting both equivalent direction reference space vectors in Fig. 2 , the continuously rotating U and V can be approximated by two adjacent rotation vectors. Therefore, four Type II switch states and one Type I switch state are selected in accordance with the locations of the reference vectors. For example, when both the input and output reference quantities lie in Sector I, since the vectors pointing to (1), (2) and ○ 6 , ○ 1 are used, taking into account the mutual match between the vectors shown in Fig. 2 and the SSMs listed in Table II , the switch states S abb , S aab , S acc and S aac are selected. Their duty cycles and the duty cycle for the zero vector are calculated to synthesize the local-averaged matrices U , V and D :
where α sv and θ sc are the angles of the reference vectors with respect to the beginning of their corresponding sectors, and the modulation index m is used to adjust the amplitude of the output voltages. The only limitation for m is to maintain the duty cycles in Equ. (5) as nonnegative. The switching sequences among the different switch states are arranged, where one zero switch state is employed, as shown in Fig. 4 [28] . When the sum of the two sector numbers is even, a "u" shape switching pattern is utilized. Otherwise, if the sum of the two sector numbers is odd, an "n" shape pattern is used.
III. COMMON-MODE VOLTAGE REDUCED SPACE VECTOR MODULATION
For motor drive systems it is important to reduce the CMV generated by their power converters. Since it is common to connect the motor frame to the ground, the leakage current due to the CMV flows through the parasitic capacitor coupling to the rotor. High leakage currents can lead to early failures of the winding insulation and motor bearings. In that the sum of the output currents approaches zero, the CMV then becomes: 
The peak values of the CMV for the three types of switch states are calculated as [29] : 
where v im is the amplitude of the input phase voltage. As can be seen, the Type III switch states have preference over the others, despite the fact that they are not well explored. Since the CMV depends on the switch states of the converter, it is preferable to choose those states with a low CMV magnitude and low voltage transitions whenever possible.
A. Principle of Replacement
Note that there exists an interesting relationship between the SSMs of the last two types of switch states. This relationship is expressed in the following equations:
Each Type III switch state is equivalent to two different switch state couples, each of which contains two Type II switch states. Once both of the switch states can be obtained, it is possible to replace them with their Type III equivalent, which curtails that part of the CMV to zero.
To start with, one of the Type III switch states that rotates the input voltage space vector to the sector of the output voltage space vector is selected, as summarized in Table III .
Here the sector division for is the same as that for rather than that for the input current space vectors. This means that the range from 0 to 60 • in the complex plane is the first sector for .
Once the Type III switch state is chosen, the next step is to find its Type II equivalents. As can be seen from Equ. (8) , one switch state within each couple is always contained in the four switch states that are selected by the traditional SVM. As 
B. Example
For convenience, the proposed algorithm is evaluated for the case that the input voltage space vector and the reference vectors U and V are all located in Sector I. Four switch states S abb , S aab , S acc and S aac have been chosen by the conventional SVM as discussed in Section II-C.
Since the input and output voltage vectors are located in the same sector, the Type III switch state S abc is selected. Then two switch state couples S abc = S acc + S cbc and S abc = S abb + S bbc are possible for substitution. For the former couple, the Type II switch state S acc points to vector (1) in the input hexagon and vector ○ 1 in the output hexagon while S cbc points to (3) and ○ 2 , respectively. The vectors pointing to (1), (3) and ○ 1 , ○ 2 are selected for synthesizing. Since only S acc is within the four chosen switch states, three more switch states S cbc , S cac and S bcc are needed to synthesize the blue vectors shown in Fig. 5 . The last two switch states point to (3)○ 1 and (1)○ 2 . On the other hand, the latter couple needs two more switch states S bcc and S bbc which direct to (1)○ 2 and (2)○ 2 to synthesize the blue vectors shown in Fig. 6 . This is because the switch states S abb and S aab pointing to (1)○ 6 and (2)○ 6 are already within the four chosen Type II switch states. For the former couple, the resultant direction vector at the input hexagon is in Sector II, which is different from that of V ; while for latter couple the resultant vectors at both It should be noted that the duty cycles for the switch states in Equ. (8) are equal. The switch states to make up the blue vector shown in Fig. 6 , i.e. S abb , S aab , S bcc , and S bbc , share the same duty-cycle with the S abc . Thus, the maximum duty-cycle for the Type III switch state in the proposed method depends on the minimum duty cycles for its two equivalent switch states, i.e. S abb and S bbc . In other words, it depends on the position of U in this case, because the blue vector shown in the input hexagon of Fig. 6 points to ○ 1 .
If U is in the first half of its sector, the maximum duty-cycle for S abc is dβdγ, which is the duty-cycle for the switch state S aac , or the vectors pointing to both (2) and ○ 1 . The switch state S aac is not needed any more since its effect has been replaced by the switch states S aab and S bbc . To complete the vectors pointing to both (1) and ○ 1 synchronously, the rest duty-cycle (dμ − dγ )dβ has to be conducted by the switch state S acc , as shown in Fig. 7 . So far, five Type II switch states have been chosen. The rest of the switching period is for zero vectors that can be implemented by a pair of Type II switch states with reverse directions, i.e. S bab and S aba . Since all of them share the same σ q ≡ 0, the same modulation index m can be multiplied to the transfer function matrices for all of the switch states used to regulate the amplitude of the output voltages. In the end, the Type II switch states S abb and S bbc with same duty-cycle can be combined as their equivalent Type III switch state S abc . The used switch states together with their duty cycles and switching sequence pattern can be found in Table IV . Similarly, if U is in the second half of its sector, then the maximum duty-cycle for S abc is dαdγ, as shown in Fig. 8 . The switch state S acc disappears since its effect is replaced by the switch states S abb and S bcc . The rest of the vector pointing to both (2) and ○ 1 is performed by the switch state S aac with the duty cycle (dα−dβ)dγ. Two pairs of Type II switch states with reverse directions are selected to replace the zero vector for the switching sequence arrangement, which is slightly different from the case where U is in the first half sector. The duty cycles and the switching sequence pattern for the selected switch states can be found in Table V. IV. EXPERIMENT RESULTS Experiments are carried out to verify the feasibility of the proposed algorithm. The switch array of the MC consists of twelve bi-directional insulated-gate bipolar transistor (IGBT) switch modules SK60GM123 from SEMIKRON. The control Fig. 9 . A four-leg direct matrix converter prototype with its control platform. platform is composed of a development starter kit (DSK) 6713 and a field programmable gate array (FPGA) daughter board. The SVM algorithms are implemented using a Texas Instruments digital signal processor (DSP) TMS320C6713 on the DSK. A FPGA A3P400 from Actel is used to implement the four-step current commutation [30] and to generate the gate drive signals for the IGBT. The complete prototype system is shown in Fig. 9 . Since there is a focus on CMV suppression in this work, the modulation index is fixed to avoid interference of constant power loads which will be introduced by the fast closed-loop control strategies or feed-forward compensation by modulations [31] . For the sake of simplicity, the input current modulation strategy is set to give the unit input power factor. The system parameters used are listed below: 1) a three-phase supply with a phase voltage RMS of 110V at 50Hz fundamental frequency; 2) an input filter inductor of 1mH, and an input filter capacitor of 9μF; 3) an output frequency of 30Hz; 4) a sampling frequency of 10kHz; 5) a three-phase RL load in a Y-type connection with R o = 50Ω and L o = 15mH. Fig. 10 shows waveforms for the converters with an index of m = 0.7. Both methods work well to keep the source and output currents sinusoidal. The peak value of the CMV is reduced by about 42% from 156V in Fig. 11(a) to 90V in Fig.  11(b) . Note that a ringing effect can be observed in the CMV waveforms due to the inductor at the loads. This effect extends the peak-to-peak value of the CMV. However, even taking this effect into account, the proposed method has a smaller CMV peak than the conventional SVM. As can be observed from the detailed CMV waveforms shown in Fig.  11 , parts of the instantaneous CMV in every switching period are reduced to zero when the proposed method is employed. However, this cannot be seen in the conventional SVM. The RMS of the CMV has also been decreased by 20.3% from 93.7V for the traditional SVM to 74.4V for the proposed SVM method.
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Similarly, experiments are carried out with a modulation index of m = 0.5, as shown in Fig. 12 . As can be seen, both methods can generate sinusoidal output currents while maintaining good quality input currents. The experimental results also show that the proposed method is feasible for working in both high and low VTR applicatons. The CMV waveforms and their zoomed views are also given in Fig. 13 . Similar peak value reduction, i.e. 42.3% can be achieved. Further, more reduction on the RMS of the CMV, up to 38.4% from 115.2V for the conventional SVM to 70.9V for the proposed method, can be obtained. Once again, the type III (a) (b) Fig. 9 . Zoomed CMV waveforms with (a) the conventional SVM, (b) the proposed SVM, with modulation index as 0.5. switch states that have zero CMV can be observed in every switch sequence of the proposed method from the zoomed view shown in Fig. 13(b) .
It should be noted that the maximum delays in the timer counts for the tranditional SVM and the proposed method are 4660 and 5010, respectively. With respect to the CPU clock rate, the maximum time consumption increases from 82.84μs to 89.06μs. However, this difference is negligible. Therefore, the proposed method needs a similar computational overhead as the tranditional SVM.
V. CONCLUSIONS
An SVM algorithm based on the SVD technique to reduce the high-frequency CMV at the output of matrix converters has been proposed. In comparison with the traditional SVM, the switch states that connect each output line to a different input line are included in the switching sequence by combining two of their equivalent switch states. The CMVs are suppressed to zero during the time intervals for the switch states that are not used in the traditional SVM methods. As much as a 42% reduction in the peak value and a 20.3% reduction in the RMS of the CMV can be achieved. Therefore, the proposed method outperforms the traditional SVM in generating a lower CMV.
